Nakano, Nobuhiko

写真a

Affiliation

Faculty of Science and Technology, Department of Electronics and Electrical Engineering （Yagami）

Position

Professor
Page Top ▲

Career 【 Display / hide 】

  • 1995.04
    -
    1996.03

    慶應義塾大学理工学部 ,訪問研究員

  • 1995.04
    -
    1996.03

    日本学術振興会 ,特別研究員

  • 1996
    -
    1999

    1年生クラス担任

  • 1996.04
    -
    1999.03

    慶應義塾大学理工学部電子工学科 ,助手

  • 1999.04
    -
    2003.03

    慶應義塾大学理工学部電子工学科 ,専任講師

display all >>

Page Top ▲

Academic Background 【 Display / hide 】

  • 1990.03

    Keio University, Faculty of Science and Engineering, 電気工学科

    University, Graduated

  • 1992.03

    Keio University, Graduate School, Division of Science and Engineeri, 電気工学専攻

    Graduate School, Completed, Master's course

  • 1995.03

    Keio University, Graduate School, Division of Science and Engineeri, 電気工学専攻

    Graduate School, Completed, Doctoral course

Page Top ▲

Academic Degrees 【 Display / hide 】

  • 工学, Keio University, 1995.03

Page Top ▲
 

Research Areas 【 Display / hide 】

  • Manufacturing Technology (Mechanical Engineering, Electrical and Electronic Engineering, Chemical Engineering) / Electron device and electronic equipment (Electronic Device/Electronic Equipment)

  • Life Science / Neuroscience-general (General Neuroscience)

Page Top ▲

Research Keywords 【 Display / hide 】

  • アナログ回路設計

  • noise modeling

  • bio-sensing

  • numerical simulation

  • LSI

Page Top ▲
 

Papers 【 Display / hide 】

  • On-Chip Fully Integrated Thermoelectric Devices Designed on Standard CMOS Process

    Sugiura T., Watanabe Y., Yamamura K., Yamakiri S., Nakano N.

    IEEE Transactions on Electron Devices （IEEE Transactions on Electron Devices)  70 （ 12 ） 6534 - 6539 2023.12

    ISSN  00189383

    　View Summary

    We propose fully integrated ON-chip thermoelectric (TE) devices comprising sensors and energy harvesters, and designed using a 0.18-μm standard complementary metal.oxide.semiconductor (CMOS) process. A temperature sensor and thermal energy harvester were designed using a standard CMOS process without any additional micro-electromechanical system or postprocessing. Numerical simulations revealed different optimal unit-cell lengths for the energy harvester and sensor; for utilizing the maximum power PMax and open-circuit voltage (VOC), a harvester and sensor require short and long unit cells, respectively. The thermal energy harvester, with a size of 140 × 140 μm, generated nanowatt-order power, and the temperature sensor, with a size of 100 × 150 μm, generated millivolt-order (VOC). The numerical analysis predicts a 2.5 mV (VOC) as the temperature sensor and 0.8 nW power generation by the TE energy harvester at 50. C thermal input under optimized layout flows. Examples of layout flows are useful to investigate how portable Internet of Things devices work under the everywhere to monitor thermal environments.

  • Review: Numerical simulation approaches of crystalline-Si photovoltaics

    Sugiura T., Nakano N.

    Energy Science and Engineering （Energy Science and Engineering)  11 （ 10 ） 3888 - 3906 2023.10

    　View Summary

    This study reviews the current methods of numerical simulations for crystalline-Si (c-Si) photovoltaic (PV) cells. The increased demand for PV devices has led to significant improvements in the performance of solar cell devices. The main contribution comes from c-Si solar cells, which constitute 90% of the industry. Numerical analysis is effective for predicting, developing, and optimizing cell performances as the cell structures become more complex and include several parameters. However, conventional methods cannot simulate improved device structures with complex configurations. Additional physics is necessary to evaluate these cell structures. This study introduces methods for evaluating these cell structures using physical modeling and highlights the latest examples of simulations of c-Si solar cells.

  • Circuits and devices for standalone large-scale integration (LSI) chips and Internet of Things (IoT) applications: a review

    Sugiura T., Yamamura K., Watanabe Y., Yamakiri S., Nakano N.

    Chip （Chip)  2 （ 3 ）  2023.09

    ISSN  27094723

    　View Summary

    In recent years, Internet of Things (IoT) has become more and more important owing to the rapid expansion of the number of computing devices and data sizes. The evolution of IoT requires low-power and self-operating devices to expand the coverage area of computing resources. The main components of IoT are the large-scale integration (LSI) chips, which take the function of implementing the energy harvesters, control units and applications. They exhibit different physics or phenomena, making it difficult to understand and design the entire system. The current work reviews the various methods for IoT applications by CMOS LSI chips, from the power components by energy harvesting to realistic applications with future outlooks.

  • Double-Ring Shaded-Contact Photovoltaic Cell Designed on Standard CMOS Process

    Sugiura T., Miura H., Nakano N.

    IEEE Electron Device Letters （IEEE Electron Device Letters)  44 （ 6 ） 887 - 890 2023.06

    ISSN  07413106

    　View Summary

    This study presents the design of a novel on-chip photovoltaic device structure. The aim of this study is to avoid shading loss using a double ring structure. The proposed structure forms all contacts under shaded area; therefore, it is free from optical losses due to electrode shading. In addition, this design enhances integration by utilizing the photovoltaic cell space under the shading metals. This space can be used for interconnections or capacitors. The results indicate that the proposed structure significantly improves cell performance by avoiding light shading loss with the shaded contacts. It was observed that the cell efficiency improved by approximately $0.5\%_{\textit {ab}{s}}$ when compared with the conventional structure, indicating that this is the best performance among several on-chip photovoltaic cell devices.

  • On-Chip Illuminometer Using Open-Circuited Integrated Photovoltaic Cell for Internet of Things Application

    Sugiura T., Watanabe Y., Yamamura K., Yamakiri S., Nakano N.

    IEEE Sensors Letters （IEEE Sensors Letters)  7 （ 6 ）  2023.06

    　View Summary

    This letter proposes an illumination detection method that employs the output voltage of an on-chip photovoltaic cell. Currently, photo-diode-based optical sensing is significant; however, the use of an open-circuited photovoltaic cell reduces the measurement setup component with the stabilized output at an order of hundreds of mV. This detection system comprises a photovoltaic cell and a comparator. The open-circuit voltage (VOC) of the photovoltaic cell is compared to the reference voltage. These components are fully integrated with 0.18 μm standard complementary metal-oxide semiconductor (CMOS) processed large-scale-integration (LSI) chips. The numerical simulation demonstrates that VOC stabilizes under sufficient bulk quality and depends on the illumination conditions. A reference voltage of 550 mV is set in our results to determine whether the chip was under sunlight or room light, and the experimental measurements of VOC demonstrate well-matched results and the feasibility of our proposed method.

display all >>

Page Top ▲

Papers, etc., Registered in KOARA 【 Display / hide 】

Page Top ▲

Presentations 【 Display / hide 】

  • An On-Chip Ultra-Low-Power Hz-Range Ring Oscillator Based on Dynamic Leakage Suppression Logic

    Jorge Cañada, Yui Yoshida, Hiroki Miura, Nobuhiko Nakano

    International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2020), 

    2020.07

  • Low-power High-Voltage Driver Based on Standard CMOS Technology for On-Chip Memory Recording

    Jorge Cañada, Yui Yoshida, Takashi Tonomura, Hiroki Miura, Nobihiko Nakano

    電子回路研究会 (日本大学理工学部駿河台校舎タワー・スコラ) , 

    2019.12
    , 

    Oral presentation (general), 電気学会

  • リングオシレータ用昇圧器付きクロスカップルチャージポンプ

    三浦 大毅, 吉田 祐威, 外村 崇史, Jorge Canada, 中野 誠彦

    電子回路研究会, 

    2019.12
    , 

    Oral presentation (general)

  • A delta-sigma modulator with frequency division multiplexing for multi-channel EEG acquisition front-end

    Mikawa M., Kawazoe S., Fukuoka R., Nakano N. 

    2019 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019, 

    2019.11
    , 

    Poster presentation

  • Frequency Adjustable On-Chip Notch Filter to Eliminate Hum Noise for EEG Acquisition

    Ryuto Fukuoka, Syohei Kawazoe,Mikiyoshi Mikawa, and Nobuhiko Nakano

    2019 International Conference on Analog VLSI Circuits (Yilan, Taiwan) , 

    2019.10
    , 

    Oral presentation (general)

display all >>

Page Top ▲

Research Projects of Competitive Funds, etc. 【 Display / hide 】

  • 人工シナプス用多チャンネル膜電位固定LSIの実現

    2014
    -
    2017.03

    日本学術振興会, Grant-in-Aid for Scientific Research, Research grant, Principal investigator

Page Top ▲

Awards 【 Display / hide 】

  • Certificate of Appreciation

    2020.06, IEICE Electronics Express Editorial Committee

    Type of Award： Other

  • Taiwan and Japan Conference on Circuits and Systems 2019 Best student paper award

    Jorge Canada, Nobuhiko Nakano, 2019.08, IEEE CASS, An On-Chip Sub-pW Hz-Range Ring Oscillator

    Type of Award： Award from international society, conference, symposium, etc.

  • LSIとシステムのワークショップ優秀ポスター賞

    2017.05, 電子情報通信学会, 標準CMOSプロセスによるオンチップ太陽電池の高性能化

  • エレクトロニクスソサエティ功労賞

    2017.03, 電子情報通信学会

    Type of Award： Award from publisher, newspaper, foundation, etc.

  • 電気学会 論文発表賞

    中野 誠彦, 1992, 電気学会

Page Top ▲
 

Courses Taught 【 Display / hide 】

  • SEMINOR IN ELECTRONICS AND INFOTMATION ENGINEERING(2)

    2024

  • RECITATION IN ELECTRONICS AND INFORMATION ENGINEERING

    2024

  • NUMERICAL MODELING AND COMPUTATIONAL SIMULATION

    2024

  • LSI CIRCUIT DESIGN 1

    2024

  • LABORATORIES IN ELECTRONICS AND INFORMATION ENGINEERING(2)

    2024

display all >>

Page Top ▲

Courses Previously Taught 【 Display / hide 】

  • 電気電子工学実験第二

    Keio University

    2014.04
    -
    2015.03
    , 

    Autumn Semester, Laboratory work/practical work/exercise, Lecturer outside of Keio

  • 計算機構成

    Keio University

    2014.04
    -
    2015.03
    , 

    Autumn Semester, Lecture, Within own ｆaculty

  • 理工学基礎実験

    Keio University

    2014.04
    -
    2015.03
    , 

    Spring Semester, Laboratory work/practical work/exercise, Lecturer outside of Keio

  • 数値モデリングと計算機シミュレーション

    Keio University

    2014.04
    -
    2015.03
    , 

    Spring Semester, Lecture, Within own ｆaculty

  • 電気電子計測

    Keio University

    2014.04
    -
    2015.03
    , 

    Spring Semester, Lecture, Within own ｆaculty

Page Top ▲
 

Memberships in Academic Societies 【 Display / hide 】

  • 電気学会, 

    1992
    -
    Present

  • 応用物理学会, 

    1992.02
    -
    Present

  • シリコンテクノロジー分科会, 

    2017.04
    -
    Present

  • プラズマエレクトロニクス分科会, 

    1996.03
    -
    2016.05

  • 電子通信情報学会, 

    2009
    -
    Present

display all >>

Page Top ▲

Committee Experiences 【 Display / hide 】

  • 2020.06
    -
    Present

    CAS研究会専門委員, 電子情報通信学会

  • 2020.04
    -
    Present

    電子・情報・システム部門　役員会　委員, 電気学会

  • 2020.04
    -
    Present

    電子・情報・システム部門編修委員会委員, 電気学会

  • 2020.04
    -
    2022.03

    サステナブルコンピューティング特別研究会委員長, 電子情報通信学会

  • 2020.04
    -
    2021.03

    2020年電子・情報・システム部門大会委員会　委員, 電気学会

display all >>

Page Top ▲